

A Multi-Mode Pixel with Photodiode and Clock-Recharged SPAD Operation for Continuous Recording Applications

Xin Sun^{1,2}, Maciej Wojtkiewicz^{1,2}, Istvan Gyongy¹, Srinjoy Mitra¹, Filip Kaklin², Neale A.W. Dutton²

¹The University of Edinburgh, Institute for Integrated Micro and Nano Systems, Edinburgh, U.K.

²STMicroelectronics, 1 Tanfield, Inverleith Row, Edinburgh EH3 5DA, U.K.

Email: xsun.susie@ed.ac.uk, xin.sun@st.com

Abstract—We present a multi-mode, high-dynamic-range (HDR) photodiode (PD) pixel architecture designed for continuous optical signal recording and high-frame-rate applications. Recent advances in image sensor technology face challenges in achieving a wide dynamic range. Our proposed sensor structure addresses these limitations by enabling operation across different sensitivity regions of the photodiode. By adjusting the pixel bias voltage, the sensor can function in three distinct modes: low-sensitivity & high-sensitivity PD, a narrow avalanche photodiode (APD) region, and a clock-recharged single-photon avalanche diode (SPAD). This design offers flexibility in exposure time per cycle and recharge frequency. Photon detection is read out via a source follower and digitized through an analog-to-digital converter (ADC), allowing for continuous photon arrival timestamping with microsecond to millisecond resolution depending on ADC sampling rate and resolution. The sensor is fabricated using a 3D-stacked 65 nm/40 nm imaging process, achieving approximately a $10\times$ sensitivity increase when varying the bias voltage from -3 V to -17 V . This advancement supports HDR ranging from single-photon sensitivity to illumination levels as high as $500\text{ }\mu\text{W cm}^{-2}$.

I. INTRODUCTION

Image sensor applications span multiple fields, including autonomous edge/IoT devices, outdoor navigation, neural recording, and healthcare technology, such as photoplethysmography (PPG). These diverse applications operate under varying lighting conditions, imposing dynamic range requirements on image sensors. Several approaches have been proposed to address the HDR camera challenge; however, they either require additional in-pixel circuits to modify the lengths of the exposure window [1] or rely on complex algorithms to reconstruct the response of the image light [2].

In this work, we propose a pixel that integrates three operational modes—PD, APD, and SPAD—to achieve a high dynamic range vision sensor, as previously demonstrated in [3]. SPADs operate in Geiger-mode, offering single-photon sensitivity, digital output, and ultra-low readout noise, making them particularly suitable for imaging applications. Recent SPAD-based imaging applications include low-light imaging [4] and fluorescence lifetime imaging (FLIM) [5]. However, these applications primarily utilize only the SPAD mode—the most sensitive region of the pixel. By lowering the bias voltage, the pixel transitions into the PD and APD regions,

which exhibit lower sensitivity and are less prone to saturation in high-light conditions, thereby extending the dynamic range.

By simply adjusting the bias voltage, the pixel can seamlessly transition between these operational modes, providing an efficient, hardware-friendly method to extend dynamic range. Additionally, the analog output supports on-chip analog computing, enabling new possibilities for real-time signal processing. Unlike conventional CMOS image sensors, SPAD-based sensors offer faster response times, lower readout noise, and continuous light capture without losses during reset or output transfer. With its enhanced dynamic range and real-time signal acquisition, the proposed pixel is well-suited for continuous signal recording applications such as medical imaging and bio-imaging [6], where uninterrupted, high-fidelity signal acquisition is critical. This capability aligns with our future application goals.

II. ARCHITECTURE

The prototype continuous recording pixel with a kS/s off-chip ADC capturing the pixel output trace over time is illustrated in Figure 1(a). The pixel employs a simple and practical circuit that can easily be implemented in a large pixel 3D-stacked imager format. A PMOS (M_{RST}) serves as either a variable resistor with a gate bias voltage or as a pulsed/clocked recharge switch. The source follower M_{SF} reads out the voltage from the pixel's cathode.

Figure 1(b-c) shows the future application goal of a wide-field imager system capable of streaming image data and parallel optical signal traces (at kS/s), such as for neuro image recording simultaneously to provide low latency and low artifact signals to the processor.

As shown in the expected I/V curve in Figure 2(a), the pixel can operate in three regions by setting the pixel bias for varying light sensitivity: low and high sensitivity PD, a narrow APD region and Geiger-mode SPAD. When the M_{RST} is biased to operate as a resistor, the pixel output decreases as the light intensity—represented by the photocurrent—increases. The sensitivity is controlled by the bias voltage, as illustrated in Figure 2(b). When M_{RST} has a gated bias, the expected V_{out} of low-sensitivity PD mode is shown in Figure 2(d). High-sensitivity PD (Figure 2(e)) operates similarly to a 3T-




Fig. 1: (a) Multi-mode pixel circuit structure. (b) Pixel concept, incorporating a front-end circuit and ADC for continuous analog data readout. (c) Future development goal: a wide-field imager capable of streaming images while simultaneously outputting parallel optical traces.




Fig. 2: (a) Ideal I/V response (b) M_{RST} with voltage bias act as a resistor provides a continuous voltage output dependent on light level and VHV bias. (c) Reset switch timing same for all modes of pulsed operation. (d) Photo diode response shown in V_{out} timing diagram. (e) Increased pixel sensitivity with pixel bias near to breakdown. (f) Clocked recharge SPAD operation. (g) The time of photon arrival can be obtained by voltage measurement before the following recharge.

pixel with continuous operation. A timed reset pulse (a short periodic dead time in the recording trace), and the linear photodiode discharge is shown. The scheme's advantage is that the kTC noise present during reset becomes a time-varying offset for each discharge phase (sampled multiple times by the ADC) and can be removed. When the bias voltage exceeds 19V, the pixel transitions to SPAD mode, achieving single photon sensitivity. Figure 2(f) shows the clocked-recharge SPAD, realized with higher frequency reset pulse applied to the M_{RST} . There is flexibility in exposure time per cycle and recharge frequency, addressing saturation issues caused by long cycles and insufficient exposure time in short cycles. In this work, the clocked recharge SPAD operation is read out through the source follower and quantified by ADC. However, in real-world conditions, the source follower may exhibit

deviations due to non-ideal current biasing. Under low I_{bias} conditions, V_{out} declines more slowly, potentially impacting the accuracy of the recorded signal.

III. EXPERIMENTAL SETUP AND RESULTS

The implementation utilizes ST Microelectronics 3D-stacked 65 nm/40 nm imaging process without process modification [7]. The pixel pitch is $81.36 \mu\text{m}$ with 8×8 N+/P SPADs connected in parallel on the top tier wafer, stacked over the pixel transistors on the bottom tier wafer. The experimental setup (Figure 3) includes an off-chip continuously sampling ADC. Two power supplies are used to provide 3.3V and a negative high voltage for the pixel.

The measurement in Figure 4 matches well with expected I/V curve, demonstrating an approximately ten times increase




Fig. 3: Experimental setup of the multi-mode pixel test chip. A resistor has been used to bias the source follower, and in addition there is an ESD protection structure with voltage-dependent variable capacitance which together cause non-linearity in the output time traces in Figures 7 to 9.




Fig. 4: Pixel I/V measurement at varying light levels and dark scene. Sensitivity increases with rising bias voltage.




Fig. 5: Pixel responsivity across a range of bias voltages: In the PD region, responsivity increases linearly with bias voltage. In the APD region, it exhibits exponential growth. As the voltage increases further, responsivity reaches its maximum in SPAD mode.

in sensitivity between -3V and -17V . As the bias voltage increases, the operating region of the device transitions through distinct modes: from a low-sensitivity PD to a high-sensitivity PD region, then to a very narrow APD region, and finally reaching the SPAD mode when exceeding -19V .

Figure 5 shows responsivity changes according to V_{bias} . In PD regions, responsivity in log-scale increases linearly with bias voltage. In the APD region, responsivity exhibits exponential growth due to the avalanche effect. As the voltage increases further, responsivity is highest in SPAD mode. In this experiment, the current through the device is limited for protection. As a result, when the current becomes significantly large and is above the current limit, responsivity measurement is not captured in the SPAD region.

Figure 6 displays the output when M_{RST} functions as a resistor, with light power versus V_{out} for varied pixel bias. As light intensity increases, V_{out} approaches zero, exhibiting a linear response to illumination. The observed nonlinearity when the device cathode drops below V_{th} may stem from the nonlinear bias current I_{bias} of source follower.

Figure 7 and 8 show the PD region with pulsed reset at two different bias voltages (-3V and -17V) and the different pixel sensitivity is evident.

Figure 9 demonstrates the waveform of a SPAD operating under a -20.5V bias with clocked-recharge. The arrival of a photon is observed by the onset of the V_{out} discharge, and a time-to-amplitude reading (μs accuracy) may be made by sampling the voltage at the following reset pulse. The V_{out} fast recharge is from the pixel source follower, while the slow non-linear discharge is through the off-chip resistor.

IV. CONCLUSION

This work introduces a versatile pixel structure that integrates low- and high-sensitivity PD, APD, and clock-recharged SPAD, enabling seamless operation across a wide range of light conditions. By incorporating multiple sensitivity regions within a single pixel, it enhances adaptability to varying illumination environments. Its flexible exposure time and recharge frequency effectively mitigate saturation in long cycles and insufficient exposure in short cycles. Future work will focus on achieving high-sample-rate continuous signal recording in bio-medical applications. This innovative pixel design provides a promising analog front-end solution for next-generation imaging and optical sensing applications.




Fig. 6: Measured photo-diode operating voltage with M_{RST} biased and not pulsed. V_{out} drops with increasing light current. The non-linearity may be attributed to the source follower's bias current.




Fig. 7: Measured low sensitivity photo-diode operation with pulsed reset for continuous recording. Pixel bias = $-3V$.




Fig. 8: Measured high sensitivity photo-diode operation with pulsed reset for continuous recording. Pixel bias = $-17V$. The non-linear discharge is caused by the use of a resistor to bias the source follower and the ESD structure at its output. The bias current is affected by the V_{out} voltage.




Fig. 9: Measured clocked-recharge SPAD operation in darkness with a pixel bias of $-20.5V$. The black line represents the reset pulse, while the green line shows the source follower's voltage output.

REFERENCES

- [1] Y. Ota, K. Morimoto, T. Sasago, M. Shinohara, Y. Kuroda, W. Endo, Y. Maehashi, S. Maekawa, H. Tsuchiya, A. Abdelahafar, S. Hikosaka, M. Motoyama, K. Tojima, K. Uehira, J. Iwata, F. Inui, Y. Matsuno, K. Sakurai, and T. Ichikawa, "A 0.37W 143dB-Dynamic-Range 1Mpixel Backside-Illuminated Charge-Focusing SPAD Image Sensor with Pixel-Wise Exposure Control and Adaptive Clocked Recharging," in *2022 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 65, 2022, pp. 94–96.
- [2] Y. Niu, J. Wu, W. Liu, W. Guo, and R. W. H. Lau, "HDR-GAN: HDR Image Reconstruction From Multi-Exposed LDR Images With Large Motions," *IEEE Transactions on Image Processing*, vol. 30, pp. 3885–3896, 2021.
- [3] H. Ouh, B. Shen, and M. L. Johnston, "Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 2, pp. 392–403, 2020.
- [5] J. T. Smith, A. Rudkouskaya, S. Gao, J. M. Gupta, A. Ulku, C. Bruschini, E. Charbon, S. Weiss, M. Barroso, X. Intes, and X. Michalet, "In vitro and in vivo NIR fluorescence lifetime imaging with a time-gated
- [4] K. Morimoto, J. Iwata, M. Shinohara, H. Sekine, A. Abdelghafar, H. Tsuchiya, Y. Kuroda, K. Tojima, W. Endo, Y. Maehashi, Y. Ota, T. Sasago, S. Maekawa, S. Hikosaka, T. Kanou, A. Kato, T. Tezuka, S. Yoshizaki, T. Ogawa, K. Uehira, A. Ehara, F. Inui, Y. Matsuno, K. Sakurai, and T. Ichikawa, "3.2 Megapixel 3D-Stacked Charge Focusing SPAD for Low-Light Imaging and Depth Sensing," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 20.2.1–20.2.4.
- [6] T. Tian, Y. Yuan, S. Mitra, I. Gyongy, and M. F. Nolan, "Single Photon Kiloherz Frame Rate Imaging of Neural Activity," *Advanced science*, vol. 9, no. 31, p. 0–9, 2022, objectType-Article-1. [Online]. Available: doi:10.1002/advs.202203018
- [7] B. Mamdy, R. A. Bianchi, D. Golanski, B. Rae, T. M. Bah, D. Rideau, F. Twaddle, R. Helleboid, C. Buj, N. Moussy, R. Fillon, Y. Henrion, E. Lacombe, R. Neri, F. Brun, I. Nicholson, M. Agnew, B. Murray, M. Basset, R. Perrier, M. Al-Rawhani, S. Jouan, A. Lopez, L. Stark, and S. Pellegrini, "A high PDE and high maximum count rate and low power consumption 3D-stacked SPAD device for Lidar applications." [Online]. Available: <https://api.semanticscholar.org/CorpusID:265311782>